Customer Service Note

Design Considerations for Bare Die SiPs and MCMs

Introduction

Due to the growth in small form factor solutions, bare die has become an excellent choice for designers who wish to make the most out of their board space. The following questionnaire is provided to help guide potential customers through the various details that need to be taken into account when considering a bare die solution. Customers are encouraged to use this guide to define their system needs and thereby enable Micron to recommend an optimal memory solution.

1. **Desired Memory Type**
   a. ❑ SDRAM ❑ Mobile SDRAM
      ❑ DDR SDRAM ❑ Mobile DDR SDRAM
      ❑ DDR2 SDRAM ❑ NAND Flash
      ❑ DDR3 SDRAM ❑ PSRAM
   b. Density: ______________________
   c. Configuration: ______________________
   d. Bus widths: ______________________
   e. Voltage:
      Core ______________________
      I/O ______________________
   f. Clock speed: ______________________
   g. Is low power required? ______________________
      1. Active current target ______________________
      2. Power-down target ______________________
      3. Power-down current target ______________________
      4. Self refresh current target
         @45°C ____________ @70°C ____________ @85°C ____________
      5. Deep power-down current ______________________

2. **Application**
   a. System application: ______________________
   b. Processor(s) and/or memory controller used: ______________________
   c. Operating voltage of the system: ______________________
   d. Operating temperature range of the system: ______________________
   e. Bond pad requirements of the memory: ❑ Edge ❑ Center
      If edge, single- or dual-sided? ❑ Single-Sided ❑ Dual-Sided

Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2003 Micron Technology, Inc. All rights reserved.
THIS QUESTIONNAIRE IS NOT A CONTRACT OR AGREEMENT, DOES NOT IMPOSE OBLIGATIONS ON BEHALF OF MICRON, AND IS FOR INFORMATIONAL PURPOSES ONLY.

f. Expected time frame for:
   Customer samples ____________________
   Proto builds ____________________
   Production ____________________

3. Package and Assembly Considerations

a. Internal assembly or sub contracted assembly? ____________________
   Who may be selected as the subcontractor? ____________________
   Will any post processing, such as RDL be performed?____________________
b. Expected die thickness: ____________________
   Will a stress relief process be used? ____________________
   If so, which process?____________________
c. Will there be complete access to the Micron® memory at the final package? _____
   If no direct access, will there be a bypass mode to the memory?____________________
d. Overall size of the final package:
   Width _____________ Length _____________ Height _____________
e. If there are multiple memories in this package, will they be sharing a bus? _______
f. Expected number of die per SiP/MCM: ____________________
g. If this is an SiP, what is the maximum measured junction temperature of the system? ____________________
h. Die size requirement of the memory (X, Y aspect ratio): ____________________
i. Where does the Micron memory reside in the stack (that is, bottom, top, etc.)?____________________
j. Is an interposer used? ____________________
k. What other die will be included?
   ❑ DSPs ❑ CPUs ❑ NOR ❑ PSRAM ❑ LPSDRAM ❑ NAND ❑ Other

4. Test Methodology

a. Will the final package be tested for quality? ____________________
   1. Type of tester used____________________
   2. Who will be developing the test code?____________________
   3. Will a BIST engine be employed? ____________________
      Note: Micron memory does not include on-chip BIST circuitry.
   4. Minimum and maximum temperatures package will be tested at ____________
   5. Will the memories be tested separately?____________________
b. Will the final package be stressed for reliability? ____________________
   1. If so, how? ____________________
      Voltage range ____________________
      Temperature range ____________________
      Duration of stress ____________________

Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2003 Micron Technology, Inc. All rights reserved.

THIS QUESTIONNAIRE IS NOT A CONTRACT OR AGREEMENT, DOES NOT IMPOSE OBLIGATIONS ON BEHALF OF MICRON, AND IS FOR INFORMATIONAL PURPOSES ONLY.

5. **Quality and Reliability Requirements (refer to Micron technical note TN-00-14)**
   a. What are your initial “time zero” quality (DPM) expectations? ___________________
      1. How will quality be measured in the final package? __________________________
   b. What are your reliability expectations (extrinsic and intrinsic failure rates? ____
      1. For NAND, please list any bit error rate requirements or expectations__________ ____
      2. How will reliability be measured?____

7. **Your Company**
   Name:____
   Title: ____
   Division: ____

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900
www.micron.com/productsupport Customer Comment Line: 800-932-4992
Micron, the M logo, and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2003 Micron Technology, Inc. All rights reserved.

THIS QUESTIONNAIRE IS NOT A CONTRACT OR AGREEMENT, DOES NOT IMPOSE OBLIGATIONS ON BEHALF OF MICRON, AND IS FOR INFORMATIONAL PURPOSES ONLY.

Revision History

Rev. B 04/09

- Updated form
- Updated template

Rev. A 10/03

- Initial release

Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2003 Micron Technology, Inc. All rights reserved.