

Technical Note

Design Guide for Two DDR3-1066 UDIMM Systems

Introduction

DDR3 memory systems are very similar to DDR2 memory systems. One noteworthy difference is the fly-by architecture that is used in DDR3 JEDEC-standard modules. Depending on the intended market for the finished product, the memory busses will vary, and the memory system support requirements will range from point-to-point topologies to large, multiple registered DIMM topologies.

This design guide is intended to assist board designers develop and implement their products and focuses on memory topologies requiring two unbuffered DIMM devices operating at a data rate of 1066 Mb/s and two variations of the address and command bus. The first variation that is described is a system with one DIMM per copy of the address and command bus using 1T clocking. The second variation that is described is a system with two DIMM devices on the address and command bus using 2T clocking.

This technical note contains two main sections. The first section outlines a set of board design rules, which are meant to be a starting point for a board design. The second section details the process of calculating the portion of the total timing budget allotted to the board interconnect. The intent is that board designers will use the first section to develop a set of general rules and then, through simulation, verify the design in their particular environment.

Fly-By Architecture

Designers who build systems using unbuffered DIMM devices can implement the address and command bus using various configurations. For example, some controllers have two copies of the address and command bus, which means that the system can have one or two DIMM devices per copy, but no more than two DIMM devices per channel. Further, the address bus can be clocked using 1T or 2T clocking. With 1T, a new command can be issued on every clock cycle, while 2T timing will hold the address and command bus valid for two clock cycles. This reduces the efficiency of the bus to one command per two clocks, but it substantially increases the amount of setup and hold time available for the address and command bus. The data bus remains the same for all of the variations in the address bus.

DDR3 modules use faster clock speeds than earlier DDR technologies, making signal quality more important than ever. For improved signal quality, the clock, control, command, and address buses have been routed in a fly-by topology, where each clock, control, command, and address pin on each DRAM is connected to a single trace and terminated (rather than a tree structure, where the termination is off the module near the connector). Inherent to fly-by topology, the timing skew between the clock and DQS signals can easily be accounted for using the write-leveling feature of DDR3.

The address, command, and control signals are routed on the module with fly-by architecture. As illustrated throughout this technical note, the input signal lines are terminated on the module, and additional termination is not required. For example, as shown in Figure 1 and Figure 2 on page 3, the V_{tt} terminating resistors are at the end of the fly-by channel.

Figure 1: DDR3-1066 Two-UDIMM Topology – 1T Address and Command Bus





Figure 2: DDR3-1066 Two-UDIMM Topology – 2T Address and Command Bus



It should be noted that a timing skew exists between the DRAM controller and the various DRAM devices on the DIMM; the DRAM controller must account for these timing skews. DDR3 modules support write leveling, which is intended to help determine the timing skews. For an in-depth understanding of write-leveling features, refer to Micron's DDR3 data sheets and technical notes that discuss write leveling.


DDR3 Signal Grouping

The signals that compose a DDR3 memory bus can be divided into four unique groupings, each with its own configuration and routing requirements.

- **Data group:** data strobe DQS[8:0], data strobe complement DQS#[8:0], data mask DM[8:0], data DQ[63:0], and check bits CB[7:0] (x72)
- **Address and command group:** bank address BA[2:0]; address A[15:0]; and command inputs, including RAS#, CAS#, and WE#
- **Control group:** chip select S#[3:0], clock enable CKE[3:0], on-die termination ODT[3:0], and RESET#[0]
- **Clock group:** differential clocks CK[3:0] and CK#[3:0]

Board Stackup

Figure 3: Sample Board Stackup



DDR3 Command and Address Voltage Margin and Slew Rate

In DDR3 modules, the major difference with the command, address, and control signals is the fly-by topology with impedance matching, which is required to make the topology work. With a single DIMM placed at the end of the motherboard bus, the system is matched throughout. The driver could be but generally a little less impedance is used; the motherboard is routed at ; and the DIMM lead-in, which is about 4 inches, is routed at . The DRAM to DRAM routing is but when the additional capacitance of the DRAM devices is taken into account, this section becomes an effective impedance. The termination resistor to V_{tt} is For this configuration, there will be few reflections leading to fast slew rates and edges with clean transitions.

For the case where there are 2 DIMMs on a channel, a mismatch occurs at the first DIMM. This mismatch will look like and there will be a reflection toward the driver. If the driver is then the reflection will terminate at the controller. When the signal sees the the amplitude will reduce to about half of the amplitude. After the first DIMM, the impedances are matched, and there will be little reflection from the termination.

This means that the primary effect of placing a second DIMM is mostly amplitude reduction. There will also be a little timing shift and some slew rate change. The slew rate change is primarily because of the amplitude change and not a rise time change. Rise time is based on a percentage of the total swing, whereas slew rate is based on the amplitude change.

The following figures provide examples of the slew rate change for two DIMM devices versus one DIMM device. The slew rate changes are primarily associated with the amplitude change because of the voltage division rather than capacitive loading that dominated in DDR2. Figure 4 shows the waveform for the third DRAM on a single DIMM, and

Figure 5 compares the waveform for the third DRAM on the first DIMM of a two-DIMM device and the waveform for the third DRAM on the second DIMM of a two-DIMM device.

Figure 4: U3, SR, 1T at 1066





Figure 5: U3, DR, 1T at 1066




Address and Command Signals for 2T Clcking

On a DDR3 memory bus, the address and command signals are unidirectional signals driven by the memory controller. The address and command signals are captured at the DRAM using the memory clocks. For a system with two unbuffered DIMM devices per channel, the signaling will be different from a device with one unbuffered DIMM per channel. This difference is illustrated in Figure 4 compared with Figure 5 on page 5 and Figure 6 on page 6. The reduced slew rate makes it difficult, if not impossible, to meet the setup and hold times at the DRAM with 1T timing.

To address this issue, the controller can use 2T address timing—increasing the time available for the address command bus by one clock period, as shown in Figure 6 on page 6. For DDR3-1066, using 2T on the address and command signals, the address and command bus runs at a maximum fundamental frequency of 266 MHz.

Note that S#, ODT, and CKE timing does not change between 1T and 2T addressing since they present only half the load as the other command signals.

Figure 6: U3, DR, R0, 2T at 1066



2T Address and Command Routing Rules

It is important that the address and command lines be referenced to a solid power or to a ground plane, preferably to a solid Vdd power plane. Vdd is the 1.5V supply that also supplies power to the DRAM on the DIMM. On a four-layer board, the address and command would typically be routed on the second signal layer referenced to a solid power plane. The system address and command signals should be power referenced over the entire bus to provide a low impedance current return path.

The DDR3 unbuffered DIMM devices also reference the address and control signals to Vdd so that the power reference is maintained onto the module. The address and command signals should be routed away from the data group signals, from the controller to the first DIMM. Because address and command signals are captured at the DIMM using the clock signals, they must maintain a length relationship to the clock signals at the DIMM.

Unlike DDR2 where external Vt termination resistors were required, DDR3 modules incorporate on-board Vt termination resistors, as shown in Figure 7 on page 7. This change was added to support the fly-by architecture. All inputs, including the clock, have fly-by topologies, while the data bus pins are directly connected to the DRAM controller. When looking at Figure 7, a possible variant to consider is to bring the address and control busses as far as the length $B + C/2$ and tie-off to each DIMM from the $C/2$ point.

Figure 7: DDR3 Address and Command Signal Group 2T Routing Topology




Table 1: Address and Command Group 2T Routing Rules

Length
A = Obtain from DRAM controller vendor ("A" is the length from the die pad to the ball on the ASIC package)
B = 1.9 to 4.5 inches
C = 0.425 inches
Total: A + B + C = 2.5 to 5.0 inches
Length Matching
±20 mils of memory clock length at the DIMM ¹
Trace
Trace width = 5 mils: target 40Ω impedance
Trace space = 12 to 15 mils, reducing to 11.5 mils going between the pins of the DIMM
Trace space from DIMM pins = 7 mils
Trace space to other signal groups = 20 to 25 mils

Notes: 1. This value is controller-dependent.

Parallel/Pull-Up Resistor (V_{tr}) Termination Resistor

The V_{tr} supply is still required on the motherboard. However, the external parallel termination resistors that were required for DDR2 are not required for DDR3 JEDEC-compliant modules; the V_{tr} terminating resistors are built onto the module.

Address and Command Signals for 1T Clocking

On a DDR3 memory bus, the address and command signals are unidirectional signals driven by the memory controller. The address and command signals are captured at the DRAM using the memory clocks. For a system with two unbuffered DIMM devices per channel, the signaling will be different from a device with one unbuffered DIMM per channel. This difference is illustrated in Figure 4 compared with Figure 5 and Figure . The reduced slew rate makes it difficult, if not impossible, to meet the setup and hold times at the DRAM with 1T timing.

To address this issue, the controller can use 2T address timing—increasing the time available for the address command bus by one clock period, as shown in Figure 6.

To increase the timing margin, the loading on the address and command bus must be reduced. Some controllers will provide two copies of the address and command bus. One copy is connected to each DIMM, reducing the total maximum load on the bus to one DIMM. By reducing the loading, the timing and voltage margin is increased to a point that 1T timing of the address bus is generally achievable, as seen in Figure 4. Figure 8 is a block diagram of the address and command bus for 1T timing. For DDR3-1066 using 1T on the address and command signals, the address and command bus runs at a maximum fundamental frequency of 533 MHz.

Adding an extra copy of address and command signals helps improve the signaling, but reducing the loading alone may not be enough to meet setup and hold times for 1T signals.

1T Address and Command Routing Rules

It is important that the address and command lines be referenced to a solid power or to a ground plane. On a four-layer board, the address and command would typically be routed on the second signal layer referenced to a solid power plane. The system address and command signals should be power referenced over the entire bus to provide a low impedance current return path. The address and command signals should be routed away from the data group signals, from the controller to the first DIMM. Because address and command signals are captured at the DIMM using the clock signals, they must maintain a length relationship to the clock signals at the DIMM.

Figure 8: DDR3 Address and Command Signal Group 1T Routing Topology




Table 2: Address and Command Group 1T Routing Rules

Length
A = Obtain from DRAM controller vendor ("A" is the length from the die pad to the ball on the ASIC package) B = 1.9 to 4.5 inches C = 0.425 inches Total: A + B + C = 2.5 to 5.0 inches
Length Matching
±20 mils of memory clock length at the DIMM ¹
Trace
Trace width = 5 mils: target 40Ω impedance Trace space = 12 to 15 mils, reducing to 11.5 mils going between the pins of the DIMM Trace space from DIMM pins = 7 mils Trace space to other signal groups = 20 to 25 mils

Notes: 1. This value is controller-dependent.

Setup and Hold Derating

The setup and hold times require derating whenever the slew rate is faster than 1 V/ns. The derating factors can be obtained from the device data sheet. Slew rates slower than 1 V/ns generally do not require derating; however, usually some time margin can be regained. Additionally, when developing a timing budget, derating the setup and hold times further to Vref points is required so that the timing is using the same reference points as the other components.


Parallel/Pull-up Resistor (Vttr) Termination Resistor

The external parallel termination resistors that were required for DDR2 are not required for DDR3 JEDEC-compliant modules; the Vtt terminating resistors are built onto the module.

Control Signals

The control signals in a DDR3 system are different from the address signals in several ways. First, the control signals need to use 1T timing. Second, each DIMM rank (also called rank) has its own copy of the control signals. Figure 9 on page 10 shows a block diagram of the topology used for the control signals.

Figure 9: DDR3 Control Signal Group Routing Topology



ODT

Just like DDR2, DDR3 supports on-die termination (ODT) signals. However, with DDR3 modules, ODT provides more ranges to select from, as well as also supporting dynamic ODT. For an in-depth understanding of dynamic ODT, refer to Micron's DDR3 data sheets and technical notes that describe dynamic ODT.

In the DDR3 DRAM device, ODT signals are used to control the termination of the data group signals. DDR3 does not need to use the external serial and parallel termination resistors on the data group signals that are used in DDR systems. DDR3 ODT provides a better termination scheme with the signals terminated in the DRAM device and in the controller by internal termination resistors. ODT signals are used to turn on or turn off the termination in the DRAM (ODT is enabled or disabled using the mode registers), depending on the type of bus transition and the system load.

ODT Simulations

Simulations were performed to determine ODT settings and values. Table 3 on page 11 shows write simulations that were run with ODT values of 40Ω, 60Ω, and 120Ω for the active slot and 20Ω, 30Ω, and 40Ω for the standby slot. Table 4 on page 11 shows read simulations that were run with controller ODT values of 60Ω, 57Ω, 150Ω, and 300Ω; the ODT values were 20Ω, 30Ω, 40Ω, 60Ω, and 120Ω.

The ODT scheme shown in Table 5 on page 12 is an alternate methodology for dual rank (DR) modules. Using dynamic ODT, more detailed ODT control can be obtained. Simulations showed that an additional 20ps of margin can be obtained when using dynamic ODT.

Any one ODT value did not provide the best maximum aperture, voltage margin, or minimum jitter. Because of this, the results were reviewed and the best overall value was selected. The ODT values provided in this technical note are merely recommendations and represent a good place to start for analyzing a system. Depending on whether more voltage margin or more timing margin is needed, for example, two similar designs could select different ODT values. If a DRAM controller supplier recommends a different ODT scheme than what is shown here, designers should follow the supplier's recommendation for ODT usage.

Table 3: DDR3 ODT Control for Write Simulations

Configuration		Write To	DRAM Controller	Slot 1		Slot 2	
Slot 1 (DIMM 1)	Slot 2 (DIMM 2)			Rank 1	Rank 2	Rank 1	Rank 2
Dual rank	Dual rank	Slot 1	ODT off	120Ω	ODT off	ODT off	30Ω
		Slot 2	ODT off	ODT off	30Ω	120Ω	ODT off
Dual rank	Single rank	Slot 1	ODT off	120Ω	ODT off	20Ω	n/a
		Slot 2	ODT off	ODT off	20Ω	120Ω ¹	n/a
Single rank	Dual rank	Slot 1	ODT off	120Ω ¹	n/a	ODT off	20Ω
		Slot 2	ODT off	20Ω	n/a	120Ω	ODT off
Single rank	Single rank	Slot 1	ODT off	120Ω ¹	n/a	30Ω	n/a
		Slot 2	ODT off	30Ω	n/a	120Ω ¹	n/a
Dual rank	Empty	Slot 1	ODT off	40Ω	ODT off	n/a	n/a
Empty	Dual rank	Slot 2	ODT off	n/a	n/a	40Ω	ODT off
Single rank	Empty	Slot 1	ODT off	40Ω	n/a	n/a	n/a
Empty	Single rank	Slot 2	ODT off	n/a	n/a	40Ω	n/a

Notes: 1. Made possible via dynamic ODT.

Table 4: DDR3 ODT Control for Read Simulations

Configuration		Write To	DRAM Controller	Slot 1		Slot 2	
Slot 1 (DIMM 1)	Slot 2 (DIMM 2)			Rank 1	Rank 2	Rank 1	Rank 2
Dual rank	Dual rank	Slot 1	75Ω	ODT off	ODT off	ODT off	30Ω
		Slot 2	75Ω	ODT off	30Ω	ODT off	ODT off
Dual rank	Single rank	Slot 1	75Ω	ODT off	ODT off	20Ω	n/a
		Slot 2	75Ω	ODT off	20Ω	ODT off	n/a
Single rank	Dual rank	Slot 1	75Ω	ODT off	n/a	ODT off	20Ω
		Slot 2	75Ω	20Ω	n/a	ODT off	ODT off
Single rank	Single rank	Slot 1	75Ω	ODT off	n/a	30Ω	n/a
		Slot 2	75Ω	30Ω	n/a	ODT off	n/a
Dual rank	Empty	Slot 1	75Ω	ODT off	ODT off	n/a	n/a
Empty	Dual rank	Slot 2	75Ω	n/a	n/a	ODT off	ODT off
Single rank	Empty	Slot 1	75Ω	ODT off	n/a	n/a	n/a
Empty	Single rank	Slot 2	75Ω	n/a	n/a	ODT off	n/a

Table 5: Alternative DDR3 ODT Control for Dual Rank Write Simulations

Configuration		Write To		DRAM Controller	Slot 1		Slot 2	
Slot 1 (DIMM1)	Slot 2 (DIMM2)				Rank 1	Rank 2	Rank 1	Rank 2
Dual rank	Dual rank	Slot 1	Rank 1	ODT off	120Ω ¹	ODT off	30Ω	ODT off
			Rank 2	ODT off	ODT off	120Ω	30Ω	ODT off
		Slot 2	Rank 1	ODT off	30Ω	ODT off	120Ω ¹	ODT off
			Rank 2	ODT off	30Ω	ODT off	ODT off	120Ω

Notes: 1. Made possible via dynamic ODT.

Table 6: Control Group Routing Rules

Length
A = Obtain from DRAM controller vendor ("A" is the length from the die pad to the ball on the ASIC package) B = 1.9 to 4.5 inches C = 0.425 inches D = 0.2 to 0.55 inches Total: A + B + C = 2.5 to 6.0 inches
Length Matching
±20 mils of memory clock length at the DIMM ¹
Trace
Trace width = 5 mils: target 40Ω impedance Trace space = 12 to 15 mils, reducing to 11.5 mils going between the pins of the DIMM Trace space from DIMM pins = 7 mils Trace space to other signal groups = 20 to 25 mils

Notes: 1. This value is controller-dependent.

Control Signal Routing Rules

Similar to the address signals, the control signals must be referenced to a solid power or to a ground plane. On a four-layer board, the control signals would typically be routed on the bottom signal layer referenced to a solid power plane. The system control signals must be power referenced over the entire bus to provide a Low-Z current return path. Unlike the address signals, the control signals are routed point-to-point from the controller to the DIMM. The control signals do not require any series or parallel resistance. The control signals must be routed with clearance from the data group signals, from the controller to the first DIMM. Because the control signals are captured at the DIMM using the clock signals, they must maintain a length relationship to the clock signals at the DIMM.

Parallel/Pull-up Resistor (V_{ttr}) Termination Resistor

The external parallel termination resistors that were required for DDR2 are no longer required with DDR3 JEDEC-compliant modules because the V_{ttr} terminating resistors are built onto the module.

Data Signals

In a DDR3 system, the data is captured by the memory and the controller using the data strobe (DQS and DQS#) rather than the clock. The data strobe complement (DQS#) signal must be routed as a differential pair with the data strobe (DQS). To achieve the double data rate, data is captured on each crossing point of the DQS/DQS# pairs. Each eight bits of data has an associated data strobe (DQS and DQS#) and data mask (DM) bit. Because the data is captured off the strobe, the data bits associated with the strobe must be length-matched closely to their strobe bit. This group of data and data strobe is referred to as a byte lane. The length matching among byte lanes is not as tight as it is within the byte lane. Figure 10 shows the signals in a single-byte lane and the bus topology for the data signals, and Table 7 shows the data and data strobe byte lane groups.

Figure 10: DDR3 Data Byte Lane Routing and Bus Topology




Table 7: Data and Data Strobe Byte Lane Groups

Data	Data Strobe	Data Strobe Complement	Data Mask
DQ[7:0]	DQS0	DQS#0	DM0
DQ[15:8]	DQS1	DQS#1	DM1
DQ[23:16]	DQS2	DQS#2	DM2
DQ[31:24]	DQS3	DQS#3	DM3
DQ[39:32]	DQS4	DQS#4	DM4
DQ[47:40]	DQS5	DQS#5	DM5
DQ[55:48]	DQS6	DQS#6	DM6
DQ[63:56]	DQS7	DQS#7	DM7
CB[7:0]	DQS8	DQS#8	DM8

Data Signal Routing Rules

It is important that the data lines be referenced to a solid ground plane. These high-speed data signals require a good ground return path to avoid degradation of signal quality due to inductance in the signal return path. The system data signals should be ground-referenced from the memory controller to the DIMM connectors and from DIMM connector to DIMM connector to provide a Low-Z current return path. This is accomplished by routing the data signals on the top layer for the entire length of the signal. The data signals should not have any vias. If this cannot be avoided, then the time delay associated with the via should be accounted for in the trace length.

Table 8: Data Group Routing Rules


Length
A = Obtain from DRAM controller vendor ("A" is the length from the die pad to the ball on the ASIC package) B = 1.9 to 4.5 inches C = 0.425 inches Total: A + B + C = 2.5 to 5.0 inches
Length Matching in Data/Strobe Byte Lane
±20 mils data strobe, data strobe complement ¹ 100 mils for each byte lane
Length Matching in Byte Lane to Byte Lane
Not required; deskewing required because of fly-by topology on address command bus
Trace
Data Trace width = 7.9 mils: target 40Ω impedance Trace space = 11.8 mils minimum Trace space from DIMM pins = 7 mils Trace space to other signal groups = 12 mils
Differential Strobe Trace width = 7.9 mils: target 40Ω impedance Trace space = 4 mils between pairs Trace space to other signals = 15.8 mils

- Notes: 1. Differential signals have a faster propagation time than single-ended signals. If the data signals are routed slightly shorter than the data strobe, the data strobe signal will arrive at the DRAM in the center of its associated data signals. Because the propagation delay can vary with design parameters, simulating these signals is recommended.

Clock Signals

The memory clocks CK[4:0] and CK#[4:0] are used by the DRAM on a DDR3 bus to capture the address and command data. Unbuffered DIMM devices require two clock pairs per DIMM. Some DDR3 memory controllers will drive all these clocks, and others will require an external clock driver to generate these signals. This technical note assumes that the memory controller will drive the four clock pairs required for a two-DIMM unbuffered system. Clocks are not terminated to Vtt like the address signals of a DDR3 bus. The clocks are differential and must be routed as a differential pair. Each clock pair is differentially terminated on the DIMM. Figure 11 on page 15 illustrates the routing topology used for the clocks, but, in this example, only one of the two clock pairs required by each DIMM is shown.

Figure 11: DDR3 Clock Signal Group Routing Topology



Clock Signal Routing Rules

The clocks are routed as a differential pair from the controller to the DIMM. The clocks are used to capture the address and control signals at the DRAM on the DIMM. As a result, the clocks must maintain a length relationship to the address and control signals at the DIMM to which they are connected. Most controllers have the ability to prelaunch the address and control signals, which is used to center the clock in the address valid eye. Prelaunching the address and control signals is required because the clocks are loaded lighter than the address signals and, as a result, have less flight time from the controller to the DRAM on the DIMM. Just as the clocks do, differentially routed signals also have a shorter flight time than single-ended signals. This effect causes the clock signals to arrive at the DRAM even sooner than the address, command, and control signals; thus, the differential flight time is a little faster than the single-ended signals to the first DRAM based on the differential coupling. To compensate for the difference in propagating delay, it is recommended to route the clock signals slightly longer than the address, command, and control signals.

Table 9: Clock Group Routing Rules

Length
A = Obtain from DRAM controller vendor ("A" is the length from the die pad to the ball on the ASIC package) B = 1.9 to 5.0 inches B2 = 2.325 to 5.425 inches
Length Matching
±4 mils for CK to CK# ±9.9 mils clock pair to clock pair at the DIMM
Trace
Trace width = 8 mils: target 40Ω trace impedance, 80Ω differential impedance Trace space = 5 mils Trace space to other signal groups = 20 mils

DDR3 Memory Power Supply Requirements

A DDR3 bus implementation requires three separate power supplies. The DRAM and the memory portion of the controller require a 1.5V supply. The 1.5V supply provides power for the DRAM core and I/O as well as at least the I/O of the DRAM controller. The second power supply is V_{ref} , which is used as a reference voltage by the DRAM and the controller. The third power supply is V_{tt} , which is the termination supply of the bus. Table 10 on page 17 summarizes the tolerances of each of these supplies.

V_{ref} Voltage and Layout Recommendations

DDR3 supports a separate V_{ref} for address, command, and control pins (V_{refCA}) and for the data bus (V_{refDQ}). V_{refCA} and V_{refDQ} may come from the same power source, but they should be routed to and then decoupled separately at the DDR3 DIMM. Note that the term V_{ref} shall apply both to V_{refCA} and to V_{refDQ} .

The memory reference voltage, V_{ref} , requires a voltage level of half V_{dd}/V_{ddq} with a tolerance shown in Table 10. V_{ref} can be generated using a simple resistor divider with 1% or better accuracy. V_{ref} must track half V_{dd}/V_{ddq} over voltage, noise, and temperature changes. Peak-to-peak AC noise on V_{ref} may not exceed $\pm 2\%$ $V_{ref}(DC)$. To ensure a solid DDR3 design, it is imperative that the V_{ref} noise, including crosstalk, is kept to a minimum.

When implementing V_{ref} , consider the following layout recommendations:

- Use 30 mil trace between decoupling cap and destination.
- Maintain a 15 mil clearance from other nets.
- Simplify implementation by routing V_{ref} on the top signal trace layer.
- Isolate V_{ref} and/or shield with ground.
- Decouple using distributed 0.01μf and 0.1μf capacitors by the regulator, controller, and DIMM slots. Place one 0.01μf and one 0.1μf near the V_{ref} pin of each DIMM. Place one 0.1μf near the source of V_{ref} , one near the V_{ref} pin on the controller, and two between the controller and the first DIMM.

V_{tt} Voltage and Layout Recommendations

The memory termination voltage, V_{tt} , requires current at a voltage level of 750 mV(DC). V_{tt} must be generated by a regulator that is able to sink and source reasonable amounts of current while still maintaining the tight voltage regulation. Just like implementing

Vref, it is also imperative that when implementing Vtt, the Vtt voltage is kept as stable as possible and that the noise, including crosstalk, is kept to a minimum. Vtt must also track variations in Vdd/Vddq over voltage, temperature, and noise ranges, and Vtt of the transmitting device must track Vref of the receiving device.

When implementing Vtt, consider the following layout recommendations:

- Place the Vtt island on the component-side signals layer near the Vtt pins of the DIMM socket.
- Place the Vtt generator as close as possible to the island to minimize impedance (inductance).
- Place two or four 0.1µf decoupling capacitors at the Vtt lead to the DIMM on the Vtt island; this minimizes the noise on Vtt. Also, place other bulk decoupling (10–22µf) on the Vtt island.

Table 10: Tolerances of the Required Power Supply Voltages

Parameter	Symbol	Min	Typical	Max	Unit
Device supply voltage	Vdd	1.425	1.5	1.575	V
Memory reference voltage	Vref	Vdd × 0.49	Vdd × 0.5	Vdd × 0.51	V
Memory termination voltage	Vtt	Vref - 40mV	Vref	Vref + 40mV	V

Board Layout Design Guidelines

To help ensure good signaling, consider the following board design guidelines:

- Avoid crossing splits in the power plane
- Separate supplies and/or flip-chip packaging to help avoid having SSO on the controller, which collapses strobes/clocks
- Add low pass Vref filtering on the controller to improve noise margin
- Minimize Vref noise:
 - Separate supplies or use flip-chip packaging
 - Use similar spacing techniques that were used for signals to implement Vref
 - Use the widest trace that is practical between decoupling capacitors and DIMM Vtt pins
 - Maintain a single reference (either ground or Vdd) between the decoupling capacitor and the DRAM Vref pin.
- Minimize ISI by keeping impedances matched
- Minimize crosstalk by isolating sensitive bits, such as strobes, and avoiding return-path discontinuities

DDR3 Timing Budgets

The first part of this technical note provided information about how the DDR3 memory bus functions and the general relationship among the signals on the bus. But, if a design deviates from the examples provided, the routing rules for the design can change. Because it is unlikely that every design will follow the examples exactly, it is important to simulate the design. One of the objectives of simulation is to determine whether the design will meet the signal timing requirements of the DIMM and DDR3 controller. To meet this objective, a timing budget must be generated. The following sections show how to use the data provided in the DDR3 DIMM and DDR3 controller data sheets to determine the amount of the total timing budget that the board interconnect can consume.

Calculating DDR3 Data Write Budgets

Table 11 provides a breakdown of the timing budget for DDR3 writes at 1066 MT/s and 800 MT/s. The portion of the budget consumed by the DRAM device and by the DDR3 controller is fixed and cannot be influenced by the board designer. The amount of the total budget remaining after subtracting the portion consumed by the DRAM and the controller is what remains for use by the board interconnect, and this is the portion that is used to determine the bus routing rules. The different components of the board interconnect are outlined. The board designer can make trade-offs with trace spacing, length matching, and resistor tolerance to determine the best interconnect solution.

Table 11: DDR3 Write Budget

Element	Skew Component	DDR3-800		DDR3-1066		Unit	Comments
		Setup	Hold	Setup	Hold		
Clock	Data/strobe chip PLL jitter	45	45	45	45	ps	
	DRAM [†] JIT _{per}	50	50	45	45	ps	Derate what the DRAM is tested for
	Clock skew	0	0	0	0	ps	
Transmitter	Controller skew	267	267	209	209	ps	Assume similar to DRAM and use DRAM's specifications
Interconnect	DQ crosstalk and ISI [†]	52	52	32	32	ps	1 victim (1010...), 4 aggressors (PRBS)
	DQS crosstalk and ISI [†]	23	23	23	23	ps	1 shielded victim (1010...), 2 aggressors (PRBS)
	Vref reduction	10	10	10	10	ps	±30mV in DRAM skew, additional ±10 mV/(1 V/ns)
	Reff mismatch	0	0	0	0	ps	±6% accounted for by DRAM specification
	Path matching (board)	10	10	10	10	ps	Within byte lane: 165 ps/in; mismatch within DQS to DQ
	Path matching (module)	5	5	5	5	ps	Module routing skew (30% reduction with leveling)
	Input capacitance matching	5	5	5	5	ps	Strobe to data variation
	ODT skew (1%)	5	5	5	5	ps	Estimated
	Total interconnect	110	110	90	90	ps	
Receiver	DRAM skew	215	215	165	165	ps	[†] DS, [†] DH from DRAM specification, derated for faster slew rates
Total loss	Total skew	592	592	464	464	ps	Transmitter + receiver + interconnect skews
MAX eye	Time available	625	625	469	469	ps	Total time available
Budget (4L)	Timing margin	33	33	5	5	ps	4-layer (microstrip) 40Ω, 0.135mm trace to trace
4L to 6L	DQ crosstalk and ISI	9	9	9	9	ps	Reduction using microstrip versus stripline
	DQS crosstalk and ISI	19	19	19	19	ps	Reduction using microstrip versus stripline
Budget (6L)	Timing margin	61	61	33	33	ps	6-layer (stripline) 40Ω, 0.135mm trace to trace
	[†] DS	75	75	25	25	ps	Specification at 1 V/ns at VIH(AC)
	[†] DS _{vref}	211	211	161	161	ps	Specification derated to 1.5 V/ns, then adjusted to Vref
	[†] DH	150	150	100	100	ps	Specification at 1 V/ns at VIH(AC)
	[†] DH _{vref}	218	218	168	168	ps	Specification derated to 1.9 V/ns, then adjusted to Vref

Notes: 1. Assumes uncoupled package model. When using a coupled package model, expect an increase of uncertainty from 15ps to 30ps.

Calculating DRAM Write Budget Consumption

The amount of the write budget consumed by the DRAM is readily obtained from the DRAM data sheets, which provide the data input hold time ([†]DH) relative to strobe and the data input setup time ([†]DS) relative to strobe. These numbers generally should not be entered directly into the timing budgets for setup and hold. It is important to derate

the DRAM setup and hold times to account for the slew rate variations. The setup and hold times should also be converted from the trip point specifications to V_{ref} -based values. Failure to do so could result in deriving more margin than what is really available.


Calculating DDR3 Controller Write Budget Consumption

To calculate the amount of the setup timing budget consumed by the DDR3 controller on a DRAM write, find the value for t_{DQSU}^{MIN} . This is the minimum amount of time all data will be valid before the data strobe transitions, as shown in Figure 12. t_{DQSU} should take clock asymmetry into account. In an ideal situation, t_{DQSU} would be equal to $1/4 \times t_{CK}$. The difference between $1/4 \times t_{CK}$ and t_{DQSU} is the amount of the write timing budget consumed by the controller for setup. From this, the following equation is derived.

$$\text{Controller setup data valid reduction} = 1/4 \times t_{CK} - t_{DQSU} \quad (\text{EQ 1})$$

To calculate the hold time, use the same equation, but use t_{DQHD} in place of t_{DQSU} .

Figure 12: Memory Write and Address/Command Timing



Calculating DDR3 Data Read Budgets

Table 12 provides a breakdown of the timing budget for DDR2 reads at 1066 MT/s and 800 MT/s. The portion of the budget consumed by the DRAM device and by the DDR3 controller is fixed and cannot be influenced by the board designer. The amount of the total budget remaining after subtracting the portion consumed by the DRAM and the controller is what remains for use by the board interconnect.

Table 12: DDR3 Read Budget

Element	Skew Component	DDR3-800		DDR3-1066		Unit	Comments
		Setup	Hold	Setup	Hold		
Clock	Data/Strobe chip PLL jitter	45	45	45	45	ps	Input clock jitter does not affect data capture
	DRAM ^t JITper	50	50	45	45	ps	DRAM output timing assumes no clock jitter; must derate ^t JITper and ^t JITduty below
	Clock skew	0	0	0	0	ps	
Transmitter	^t QHS (0.5 ^t CK - ^t QH)	300		225		ps	0.5 ^t CK to 0.47 ^t CK accounted for in ^t QHS measurement
	^t DQSQ	200		150		ps	
	^t JITduty (measured)	72		72		ps	^t JITduty measured, not specification; assume 80% of ^t JITper
	Duty cycle adjust	-38		-28		ps	Duty cycle improvement from WC - 48.5%, not 47%
	Memory controller skew	267	267	209	209	ps	^t CK/2 - (^t OH + ^t DQSQ + duty cycle adjust + ^t JITper)
Interconnect	DQ crosstalk and ISI ¹	22	22	32	32	ps	1 victim (1010...), 4 aggressors (PRBS)
	DQS crosstalk and ISI ¹	22	22	22	22	ps	1 shielded victim (1010...), 2 aggressors (PRBS)
	Vref reduction (input eye)	10	10	10	10	ps	±30mV in DRAM skew, additional ±10 mV/(1 V/ns)
	Reff mismatch	0	0	0	0	ps	±6% accounted for by DRAM specification
	Path matching (board)	10	10	10	10	ps	Within byte lane: 165 ps/in, mismatch within DQS to DQ
	Path matching (module)	5	5	5	5	ps	Module routing skew (30% reduction with leveling)
	Capacitance matching	5	5	5	5	ps	Strobe to data variation
	ODT skew (1%)	5	5	5	5	ps	Estimated
	Total interconnect	79	79	89	89	ps	
Receiver	Memory controller skew	201	201	151	151	ps	^t DS, ^t DH from DRAM specification, derated for faster slew rates
Total loss	Total skew	548	548	450	450	ps	Transmitter + receiver + interconnect skews
MAX eye	Time available	625	625	469	469	ps	Total time available
Budget (4L)	Timing margin	77	77	19	19	ps	4-layer (microstrip) 40Ω, 0.135mm trace to trace
4L to 6L	DQ crosstalk and ISI	9	9	9	9	ps	Reduction using microstrip versus stripline
	DQS crosstalk and ISI	19	19	19	19	ps	Reduction using microstrip versus stripline
Budget (6L)	Timing margin	105	105	47	47	ps	6-layer (stripline) 40Ω, 0.135mm trace to trace

Notes: 1. Assumes uncoupled package model. When using a coupled package model, expect an increase of uncertainty from 15ps to 30ps.

Calculating DRAM Read Budget Consumption


Figure 13 illustrates how the information from the DRAM data sheet affects the total data valid window because the data is driven from the DRAM device. This information is used in the timing budget to determine the amount of the total data timing budget that is consumed by the DRAM device. The total budget for the data is half the clock period. This time is halved again to determine the time allowed for setup and hold. Using the DRAM data sheet and filling in numbers for the timing parameters in Figure 13, the total data valid window at the DRAM can be calculated using the following equations:

$$DVW = t_{HP} - t_{DQSQ} - t_{QHS} \quad (EQ 2)$$

$$t_{CK}/2 - DVW/2 = \text{DRAM data valid reduction} \quad (EQ 3)$$

The DRAM data valid reduction is used in the timing budget for setup and hold.

Figure 13: DRAM Read Data Valid




Calculating DDR3 Controller Read Budget Consumption

When read data is received at the controller from the DRAM, the strobe is edge-aligned with the data. It is the responsibility of the controller to delay the strobe and then use the delayed strobe to capture the read data. The controller will have some minimum value it can accept for a data valid window. Internally, the controller has a minimum setup and hold time that the data must maintain from the internally delayed strobe. Half the data valid window is the setup or hold time required by the controller plus any controller-introduced signal skew and strobe centering uncertainty. The timing diagram in Figure 14 on page 23 provides an example of the timing parameters required for calculating the data valid window. t_{DQSQ} is the maximum delay from the last data signal to go valid after the strobe transitions. t_{QH} is the minimum time all data must remain valid after strobe transitions. Use the following equation to obtain t_{DV} :

$$t_{DV} = t_{QH} - t_{DQSQ} \quad (EQ 4)$$

Assuming that t_{DV} is split evenly between setup and hold, the portion of the timing budget consumed by the controller for setup and hold is $1/2 t_{DV}$. For the controller used in this example, an even split between setup and hold can be assumed because the controller determining the center of the data eye during the boot-up routine and the DLL maintains this relationship over temperature and voltage variations.

Figure 14: Read Data Timing



Calculating 2T Address Timing Budgets

Table 13 provides a breakdown of the timing budgets for 2T address and command at a 1066 MHz clock rate. Running the address and command at T2 with a 533 MHz clock results in an address frequency of 266 MHz. The portion of the budget consumed by the DRAM device and the DDR3 controller is fixed and cannot be influenced by the board designer. The amount of the total budget remaining after subtracting the portion consumed by the DRAM and the controller is what remains for use by the board interconnect.

Table 13: 2T Address Timing Budget¹

Element	Skew Component	DDR3-800		DDR3-1066		Unit	Comments
		Setup	Hold	Setup	Hold		
Transmitter	Memory controller	300	300	300	300	ps	Chipset
Receiver	DRAM skew	640	640	560	560	ps	^t _{IS} , ^t _{IH} DRAM specification (0.3 V/ns to 1 V/ns)
Interconnect	Crosstalk: address	162	162	162	162	ps	1 victim (1010...), 4 aggressors (PRBS)
	ISI: address	165	165	165	165	ps	(PRBS)
	Crosstalk: clock	25	25	25	25	ps	
	Vref: reduction	35	35	35	35	ps	±30mV included in DRAM skew; additional = (±20mV)/(0.3 V/ns)
	Path matching	25	25	25	25	ps	Within byte lane: 165 ps/in × 0.15in; MB routes account for the memory controller package skew
	DIMM configuration/loading mismatch	55	55	55	55	ps	DIMM 0/DIMM 1 = 5/18 versus 18/18 versus 5/0.
Total	Interconnect skew sum	467	467	467	467	ps	
Total losses	Transmitter + DRAM + interconnect	1407	1407			ps	200 MT/s per bit
				1327	1327		266 MT/s per bit
Total budget	3750 @ 266 MHz	2500	2500	1875	1875	ps	
Margin		1093	1093	549	549	ps	Must be greater than 0

- Notes:
1. These are worst-case slow numbers (95°C, 1.7V, slow process).
 2. The address crosstalk and ISI are approximately 80ps larger because the driver did not have uniform pull-up and pull-down drivers; these values are determined at Vref.


Calculating DRAM Address Budget Consumption

The portion of the address budget consumed by the DRAM is obtained by getting the value of ^t_{IS} for setup and ^t_{IH} for hold. ^t_{IH} and ^t_{IS} are the setup and hold times required by the DRAM inputs. For systems with heavy loading on the address and command lines, the value in the data sheet must be derated, depending on the slew rate. See the DRAM data sheet for information about derating.

Calculating Controller Address Budget Consumption

The DRAM controller will provide a minimum setup and hold time for the address and command signals with respect to clock. This is the amount of the setup and hold budget consumed by the controller.

Figure 15: Control and 2T Address/Command Timing



Calculating Control Signal Timing Budgets

The control signals always operate with 1T timing regardless of whether the address signals use 1T or 2T. Even when using 2T on the address signals, careful attention to the control signals is required. As shown in the timing diagram in Figure 15, the control signals will have half the time of the 2T address signals to meet setup and hold times. Because the loading on the control signals is much less than the loading on the address signals, the task of closing timing is not insurmountable.

Calculating the timing budgets for the control signals is performed in the same manner as calculating the timing budgets for address signals. The only difference is the amount of time per cycle. For a 533 MHz clock frequency, the control signal period is 1.875ns. Table 14 on page 26 provides a breakdown of the timing budget for the control signals. When reviewing the information in the table, two items stand out as being different from the address timing budget. First, the portion of the budget consumed by the DRAM is reduced for the control signals. The reduced loading on the control signals results in increased edge rates. The edge rate is fast enough that derating the setup and hold time is generally not required, but real fast slew rates will require derating. Second, the portion on the timing budget that is consumed by variation in the DIMM configuration and loading conditions is greatly reduced. Because the loading on these signals is not affected by changes in total system loading in the same way as the address bus, each rank in the system has its own copy of the control signals. These two differences make it possible to close the control signal timing budget.


Table 14: 1T Address Timing Budget¹

Element	Skew Component	DDR3-800		DDR3-1066		Unit	Comments
		Setup	Hold	Setup	Hold		
Transmitter	Memory controller	300	300	300	300	ps	Chipset
Receiver	DRAM skew	375	375	300	300	ps	t_{IS} , t_{IH} DRAM specification (1 V/ns) at V_{ref}
Interconnect	Crosstalk: address	109	109	109	109	ps	1 victim (1010...), 4 aggressors (PRBS)
	ISI: address	121	121	121	121	ps	(PRBS)
	Crosstalk: clock	25	25	25	25	ps	
	V_{ref} : reduction	10	10	10	10	ps	$\pm 30mV$ included in DRAM skew; additional = $(\pm 20mV)/(0.3 V/ns)$
	Path matching	25	25	25	25	ps	Within byte lane: $165 ps/in \times 0.15in$; MB routes account for the memory controller package skew
	DIMM configuration/loading mismatch	55	55	55	55	ps	DIMM 0/DIMM 1 = 5/18 versus 18/18 versus 5/0
Total	Interconnect skew sum	345	345	345	345	ps	
Total losses	Transmitter + DRAM + interconnect	1020	1020	945	945	ps	533 MT/s per bit
Total budget	1875 @ 533 MHz	1250	1250	937	937	ps	
Margin		230	230	-7	-7	ps	Must be greater than 0

Notes: 1. These are worst-case slow numbers (95°C, 1.7V, slow process).

When looking at the timing of all the signal groups in a system, one will notice that the control signals' valid eye falls within the 2T address valid eye. Figure 16 illustrates the timing relationships. The address signals have a longer transitioning time because of the slower slew rates. This relationship will hold true as long as the address signals and the control signals are held to the same setup and hold timing rules. As long as this relationship holds true, a closed 1T control timing budget will result in a closed 2T address budget. To make this relationship remain true, the system designer must subject all control, address, and command signals to the same length-matching rules. When designing the relationship of the clock to the control, address, and command signals, it must be centered with respect to the 1T signals. This is accomplished with controller prelaunch and board routing. In the 1T budget example, the timing budget actually shows negative. This means that the designer needs a controller with better timing, improved board design, or both.

Figure 16: Control, Address, and Command Timing Relationship



Clock to Data Strobe Relationship

The DDR3 DRAM and the DDR3 controller must move the data from the data strobe clocking domain into the DDR3 clock domain when the data is latched internally. Because of this requirement, the data strobe must maintain a relationship to the DDR3 clock. For the DDR3 DRAM, this relationship is specified by t_{DQSS} . This timing parameter states that after a WRITE command, the data strobe must transition 0.75 to $1.25 \times t_{CK}$. Figure 12 on page 20 shows the DDR3 controller also specifies a t_{DQSS} timing parameter. This is the time after the WRITE command that the data strobe will transition. For the controller in this example, $t_{DQSS} = \pm 0.06 \times t_{CK}$. The following equation is used to calculate the amount of clock to data strobe skew that is left for consumption by the board interconnect:

$$\text{Interconnect budget} = \text{DRAM } t_{DQSS} - \text{controller } t_{DQSS} \quad (\text{EQ 5})$$

Using this equation, it is apparent that this is not one of the strict timing requirements of a DDR3 channel. If the clocks are routed so that they are between the shortest and longest strobe lengths, the designer gains some leeway in the data strobe to data strobe byte lane routing restrictions.

Conclusion

This technical note provides designers with a basic understanding of DDR3 module memory topology and timing budgets. It's an excellent starting point in which to develop a quality DDR3 motherboard that uses DDR3-1066 UDIMM systems. These guidelines and recommendations can also be applied to DDR3 SODIMM designs because of the similarity between the two memory topologies. However, in the end, it is important that designers understand that this information is only meant to be a guide and that it is imperative to simulate the designs to verify their implementation.